

2. The MOS transistors M1 and M2 are identical.
Given : $K = 10 \text{ mA/V}^2$ and $V_T = 1\text{V}$.

$$I_D = K(V_{GS} - V_T)^2 \quad \text{Saturation}$$


$$I_D = 2K \left[(V_{GS} - V_T)V_{DS} - \frac{V_{DS}^2}{2} \right] \quad \text{Ohmic}$$

a) Find and prove the operation mode of M2. (6 marks)

b) Calculate the current I_D . (4 marks)

c) Find V_{in} if M1 is in ohmic. (7 marks)

d) Estimate the ON resistance r_{on} of M1 ($r_{on} = \partial V_{DS} / \partial I_D$). (5 marks)



$$\text{a)} \quad V_{GS} > V_T \quad V_{DS} > V_{GS} - V_T \\ 5 - 1 > 1 \quad 4 > 4 - 1$$

$\therefore M_2$ is saturate

6

$$\text{b)} \quad I_D = K(V_{GS} - V_T)^2 = 10m (4 - 1)^2 = 90mA \quad 4$$

$$\text{c)} \quad I_D = 2K \left[(V_{GS} - V_T)V_{DS} - \frac{V_{DS}^2}{2} \right] \\ 90m = 2(10m) \left[(V_{in} - 1)1 - \frac{1}{2} \right]$$


$$4.5 = V_{in} - 1.5$$

7

$$\therefore V_{in} = 6V$$

$$\text{d)} \quad r_{on} = \frac{1}{2K(V_{GS} - V_T)} = \frac{1}{2(10m)(6 - 1)} \quad 5 \\ = 10\Omega$$

3. Given the following circuit diagram.




a) Draw the ac equivalent circuit for the whole circuit. Assume C_1, C_2 and C_s are large, and r_o of NMOS model is infinity. (7 marks)

b) Find the total input resistance R_{in} ($R_{in} = V_{in} / I_{in}$). (3 marks)

c) Find the total output resistance R_{out} ($R_{out} = V_{out} / I_{out}$). (3 marks)

d) Find the ac voltage gain of the amplifier ($A_v = V_{out} / V_{in}$). The expression is required to be independent of V_{in} . (6 marks)




$$\text{a)} \quad R_{in} = \frac{V_{in}}{I_{in}} = R + R_1 // R_2 \quad 3$$

$$\text{c)} \quad R_{out} = R_L \quad 3$$


$$\text{d)} \quad A_v = \frac{V_{out}}{V_{in}} = \frac{-g_m V_{GS} (R_d // R_L)}{\frac{V_{GS}}{R_1 // R_2} (R + R_1 // R_2)} \quad 6$$

12. Given the following circuit diagram.



$$\begin{aligned}\beta &= 50 \\ V_{CE(\text{sat})} &= 0.2 \text{ V} \\ V_{BE} &= 0.7 \text{ V}\end{aligned}$$

- a) Show that the base current I_B is 0.127 mA. (Hint : Use Thevenin's Theorem) (13 marks)
- b) Show that the Q-point is in the saturation region. (8 marks)
- c) Show that the forced β is 29.7 (18 marks)
- d) Suggest a method to move the Q-point to the active region. (4 marks)
- e) Give two advantages of this circuit connection. (4 marks)
- f) Briefly explain the function of C_1 , C_2 & C_E . (5 marks)



$$V_B = V_{cc} \frac{R_{b2}}{R_{b1} + R_{b2}} = 12 \frac{20k}{10k + 20k} = 8V \quad 3$$

$$R_B = R_{b1} \parallel R_{b2} = 10k \parallel 20k = \frac{20k \cdot 10k}{3} \quad 3$$

$$\begin{aligned}I_B &= \frac{V_B - V_{BE}}{R_B + (1 + \beta) R_E} = \frac{8 - 0.7}{\frac{20k}{3} + (1 + 50) \cdot 1k} \\ &= 0.127 \text{ mA} \quad 7\end{aligned}$$

b) If BJT active, $I_C = \beta I_B = 50 (0.127 \text{ mA})$
 $= 6.33 \text{ mA} \approx I_E$

but $I_C R_C + I_E R_E \approx 6.33 \text{ mA} (2k) > 12 \text{ V}$

∴ BJT saturates

c) BJT saturates

$$V_{cc} = I_C R_C + V_{cesat} + I_E R_E$$

$$12 = \beta_f I_B 1k + 0.2 + (1 + \beta_f) I_B 1k$$

$$\therefore I_B = \frac{11.8}{1k (2\beta_f + 1)}$$

$$\text{But } I_B \text{ also } = \frac{V_B - V_{BE}}{R_B + (1 + \beta_f) R_E} = \frac{8 - 0.7}{\frac{20k}{3} + (1 + \beta_f) 1k}$$

$$\therefore 7.3k (1 + 2\beta_f) = 11.8k (\frac{20}{3} + 1 + \beta_f)$$

$$\therefore \beta_f = 29.7 \quad 18$$

d) BJT active, $I_B \downarrow$

$$\text{or } R_B + (1 + \beta) R_E \uparrow \quad 4$$

e) single supply (V_{cc})
stable Q point




f) C_1 , C_2 = block DC and
pass AC current

C_E : short R_E at AC
increase A_V


4

5

13. Given the following circuit diagram. The input (base) and output (collector) characteristics of the BJT are given.



(a) Base characteristics



(b) Collector characteristics

- Plot the dc load line in the output characteristics. Show clearly your calculations. (4 marks)
- Show that the base current I_B is 0.2 mA. (3 marks)
- Calculate R_b . (3 marks)
- Show the location of the Q-point in the output characteristics. (2 marks)
- Find I_c and V_{CE} at the Q-point. (4 marks)
- Sketch the base current I_B , the collector current I_c and the output voltage V_{out} . Show clearly the dc level, the maximum and the minimum values in your sketch. (15 marks)
- Calculate the ac voltage gain ($A_v = \Delta V_{out} / \Delta V_{in}$). (3 marks)
- Calculate the ac current gain ($A_i = \Delta I_c / \Delta I_B$). (3 marks)





$$a) V_{cc} = I_c R_c + V_{CE}$$

$$I_c = 0 \quad V_{CE} = V_{cc} = 20 \text{ V}$$

$$V_{CE} = 0 \quad I_c = \frac{V_{cc}}{R_c} = \frac{20 \text{ V}}{1k} = 20 \text{ mA}$$

$$b) V_{BE} \approx 0.7 \text{ V}$$

$$I_B = 0.2 \text{ mA}$$



$$c) R_b = \frac{V_{cc} - V_{BE}}{I_B}$$

$$= \frac{20 - 0.7}{0.2 \text{ mA}}$$

$$= 96.5 \text{ k}\Omega \quad 3$$

d) Q point

$$e) I_c \approx 10 \text{ mA}$$

$$V_{CE} \approx 10 \text{ V}$$

4

f)

15

$$g) A_v = \frac{\Delta V_{out}}{\Delta V_{in}}$$

$$\approx \frac{15 - 5}{0.76 - 0.66}$$

$$= -100$$

3

$$A_i = \frac{\Delta I_c}{\Delta I_B}$$

$$\approx \frac{15 - 5}{0.3 - 0.1}$$

$$= 50$$

3

3



3

END

12. The BJT in the circuit has the output characteristic curves as shown.

- Sketch the load line $V_{CC} = I_c R_C + V_{CE}$. (6)
 - Locate the Q-point on the loadline and find the operating modes of the BJT (i) if $V_i = 0.8V$, and
(ii) if the circuit is to give maximum symmetric V_{CE} output. (14)
 - Show that the voltage gain $A_v (= \Delta V_o / \Delta V_i)$ of the circuit is -90. (11)
- Given that for the BJT, $V_{BE} = 0.7V$, $\beta = 120$, $r_\pi = 1 k\Omega$, $r_o = \infty$.

$I_C(mA)$



$$(i) V_i = 0.8V$$

$$I_B = \frac{0.8 - 0.7}{1k} = 0.1 \text{ mA}$$

BJT ON


(ii) middle of loadline

BJT active

3

4

3



$$\begin{aligned} \therefore A_v &= \frac{V_o}{V_i} = -\frac{\beta i(1.5k)}{i(2k)} \\ &= -120 \frac{(1.5)}{2} = -90 \end{aligned}$$

11

13. (a) Show that $\overline{AB} + \overline{AB} = \overline{AB}$ using Boolean algebra. (7)

$$\overline{AB} + A \overline{B}$$

$$= \overline{A} + \overline{B} + A \overline{B}$$



$$= \overline{A} + \overline{B} (1 + A)$$

$$= \overline{A} + \overline{B}$$

$$= \overline{AB}$$

7

11. In the circuit, (a) show that $I_B \sim 25 \mu A$. (19)
 (b) Explain briefly why the circuit can have stable I_C . (7)
 For the BJT, given $V_{BE} = 0.7V$ and $\beta = 100$.



$$V_B = 20 - \frac{1k}{10k} = 2V \quad 5$$

$$R_B = 1k // 9k = 900 \Omega \quad 4$$

$$\begin{aligned} 2 &= I_B R_B + V_{BE} + I_E 500 \\ &= I_B 900 + 0.7 + (101) I_B 500 \end{aligned}$$

$$\therefore I_B = \frac{2 - 0.7}{900 + 101(500)} = 25 \mu A \quad 10$$

$I_C \uparrow \quad V_E \uparrow \quad V_{BE} \downarrow \quad I_B \downarrow \quad I_C \downarrow$


7

16. Two T-FFs are used to construct a synchronous counter as shown below. T_B , T_A and Q_B , Q_A are the inputs and outputs of the T-FFs. Complete the state table for the counter, find the logic functions for T_A and T_B , and hence draw the circuit of the counter. (20)

Present State		Next State		T inputs	
Q_B	Q_A	Q_B	Q_A	T_B	T_A
0	0	1	1	1	1
0	1	0	0	0	1
1	1	1	0	0	1
1	0	0	1	1	1

$$T_B = \overline{A}$$

$$T_A = 1$$



8

6


6

(b) Express decimal number 8.25 in binary form. (6)

$$8.25_{10} = 1000.01_2$$



6

15. A logic circuit has 3 inputs ABC and 1 output D. D is 0 when ABC are 000, 010 and 100 and is 1 for other inputs. Design the logic circuit using 2-input NAND gates only. (18)





$$\therefore D = AB + C$$

10



8

14. Write the truth table for the following JKFF and sketch the waveform of Q. Q is 0 initially. (12)



JK 0 1 0 0

J	K	Q
0	0	Q ₀
0	1	0
1	0	1
1	1	Q ₀

4

8